

TEACHING AND EXAMINATION SCHEME
M.TECH. (VLSI design)

SEMESTER I

Course Code	Course Name	Hrs/Week			Credits
		L	T	P	C
MBM 204	Research Methodology	3	-	-	3
MDC 101	Advance Digital Signal Processing	3	1	-	3.5
MVL 101	Algorithms For VLSI Design Automation	3	1	-	3.5
	Elective I	3	-	-	3
	Elective II	3	-	-	3
MDC 103	Advanced Digital Signal Processing Lab Using MAT LAB		-	4	2
MVL 102	Seminar – I (Review of Literature for Research)	-	-	4	2
	Total	15	2	8	20

L*-Lecture, T*-Tutorial, P*-Practicals

ELECTIVE I:

MVL 111 Digital System Design
MVL 112 VLSI Signal Processing
MDC 111 Antenna Theory and Techniques
MDC 112 Mixed Signal Processing

ELECTIVE II

MVL 113 ASIC Design
MVL 114 RF Circuit Design
MDC 113 Digital Image Processing
MVL 115 MEMS & Microsystems
MDC 114 Microwave Integrated Circuits

TEACHING AND EXAMINATION SCHEME
M.TECH. (VLSI design)

SEMESTER II

Course Code	Course Name	Hrs/Week			Credits
		L	T	P	C
MVL 201	CMOS VLSI design	3		-	3
MVL 202	ANALOG IC Design	3	1	-	3.5
MAT 155	Advanced Mathematics	3	1	-	3.5
	Elective III	3		-	3
MVL 203	VLSI Simulation Lab	-	-	4	2
MVL 204	Seminar-II (Review of Literature for Research)	-	-	4	2
MGT 103	Project Formulation & Appraisal	3	-	-	3
	Total	15	2	8	20

L*-Lecture, T*-Tutorial, P*-Practicals

ELECTIVES III

MVL 211 VLSI Testing & Design for Testability
MVL 212 Neural Networks & Fuzzy Logic
MVL 213 Computer Aided VLSI Design
MVL 214 Semi Conductor Memories
MVL 215 Low Power VLSI Design

TEACHING AND EXAMINATION SCHEME
M.TECH. (VLSI design)

SEMESTER III

Course Code	Course Name	Hrs/Week			Credits
		L	T	P	C
MVL301	Internship	-	-	-	4
MVL 302	Dissertation part-I	-	-	-	8
MVL 303	Seminar-III (Review of Literature)	-	-	4	2
	Total	-	-	-	21

L*-Lecture, T*-Tutorial, P*-Practicals

SEMESTER VI

Course Code	Course Name	Hrs/Week			Credits
		L	T	P	C
MVL 401	Dissertation part-II	-	-	-	16
	Total	-	-	-	16

L*-Lecture, T*-Tutorial, P*-Practicals